Share Email Print

Proceedings Paper

Analysis and optimization of process-induced electromigration on signal interconnects in 16nm FinFET SoC (system-on-chip)
Author(s): Yongchan Ban; Changseok Choi; Hosoon Shin; Yongseok Kang; Woo Hyun Paik
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

An AC current induced electromigration (EM) on clock and logic signals becomes a significant problem even in the presence of reverse-recovery effect. Compared to power network, clock and logic signal interconnects are much narrower (mostly drawn up to the minimum width and space) and suffer from fast switching and large driving current from FinFETs. Thus, the high current density on those signal interconnects can cause a serious failure. In this paper, we analyse EM on signal interconnects in 16nm FinFET design, and characterize the impact of process variations, e.g., lithography and etch process, CMP (chemical-mechanical polishing) process, redundant via, etc. Then we optimize the signal lines with various design approaches to mitigate EM problem in 16nm design.

Paper Details

Date Published: 28 March 2014
PDF: 11 pages
Proc. SPIE 9053, Design-Process-Technology Co-optimization for Manufacturability VIII, 90530P (28 March 2014); doi: 10.1117/12.2046207
Show Author Affiliations
Yongchan Ban, LG Electronics Inc. (Korea, Republic of)
Changseok Choi, LG Electronics Inc. (Korea, Republic of)
Hosoon Shin, LG Electronics Inc. (Korea, Republic of)
Yongseok Kang, LG Electronics Inc. (Korea, Republic of)
Woo Hyun Paik, LG Electronics Inc. (Korea, Republic of)

Published in SPIE Proceedings Vol. 9053:
Design-Process-Technology Co-optimization for Manufacturability VIII
John L. Sturtevant; Luigi Capodieci, Editor(s)

© SPIE. Terms of Use
Back to Top