Share Email Print

Proceedings Paper

Gate double patterning strategies for 10nm node FinFET devices
Author(s): Hubert Hody; Vasile Paraschiv; David Hellin; Tom Vandeweyer; Guillaume Boccardi; Kaidong Xu
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Amorphous silicon (a-Si) gates with a length of 20nm have been obtained in a ‘line & cut’ double patterning process. The first pattern was printed with EUV photoresist and had a critical dimension close to 30nm, which imposed a triple challenge on the etch: limited photoresist budget, high line width roughness and significant CD reduction. Combining a plasma pre-etch treatment of the photoresist with the etch of the appropriate hard mask underneath successfully addressed the two former challenges, while the latter one was overcome by spreading the CD reduction on the successive layers of the stack.

Paper Details

Date Published: 28 March 2014
PDF: 7 pages
Proc. SPIE 9054, Advanced Etch Technology for Nanopatterning III, 905407 (28 March 2014); doi: 10.1117/12.2045647
Show Author Affiliations
Hubert Hody, IMEC (Belgium)
Vasile Paraschiv, SC Etch Tech Solutions (Romania)
David Hellin, LAM Research Corp. (Belgium)
Tom Vandeweyer, IMEC (Belgium)
Guillaume Boccardi, IMEC (Belgium)
Kaidong Xu, IMEC (Belgium)

Published in SPIE Proceedings Vol. 9054:
Advanced Etch Technology for Nanopatterning III
Gottlieb S. Oehrlein; Qinghuang Lin; Ying Zhang, Editor(s)

© SPIE. Terms of Use
Back to Top