Share Email Print
cover

Proceedings Paper

Implementation of PCIe-SerDes-DDR3 communication in a multi-FPGA data acquisition system
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

This paper describes the embedded system used to store and transfer large amounts of data in a multichannel data acquisition system for the GEM detector. The stored data is used for diagnostics purposes. System consists of an embedded mini ITX motherboard connected through the PCI Express (PCIe) link to a backplane FPGA. The backplane FPGA is connected through the SerDes/GTP links to (up to) 4 carrier boards. Each carrier board is connected to (up to) 4 FMC modules. System allows for a high speed data transfers between the ITX motherboard and the backplane or carrier modules. Due to high performance/reliability requirements, special care is taken for a proper data error correction/packet retransmission scenarios. There is also need for a proper communications diagnostics and a system addressing abstraction. Due to a distributed nature of described data acquisition system, data stored in DDR memory has to have a specific structure. This structure allows for a proper synchronisation of data between all the carrier boards.

Paper Details

Date Published: 25 October 2013
PDF: 6 pages
Proc. SPIE 8903, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2013, 89032A (25 October 2013); doi: 10.1117/12.2035457
Show Author Affiliations
Adrian Byszuk, Warsaw Univ. of Technology (Poland)
Piotr Kolasiński, Warsaw Univ. of Technology (Poland)
Krzysztof Poźniak, Warsaw Univ. of Technology (Poland)
Wojciech M. Zabołotny, Warsaw Univ. of Technology (Poland)
Grzegorz Kasprowicz, Warsaw Univ. of Technology (Poland)


Published in SPIE Proceedings Vol. 8903:
Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2013
Ryszard S. Romaniuk, Editor(s)

© SPIE. Terms of Use
Back to Top