Share Email Print

Proceedings Paper

A comparative study of continuous-time analog adaptive equalizers
Author(s): C. Sánchez-Azqueta; C. Gimeno; S. Celma
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In modern high-speed data communications systems, the limited bandwidth of the channel results in inter-symbol interference (ISI) at the received signal, which has to be compensated by equalization. Typically, equalization at the receiver is preferred to equalization at the emitter because it can be designed to take into account the varying characteristics of the channel in what is called adaptive equalization. Continuous-time adaptive equalizers base their operation on the fact that the spectrum of the incoming signal is known prior to its reception, so the degradation caused by the channel can be evaluated and subsequently corrected by comparing the power measured at different frequency ranges with the value expected in theory. In this paper, an ideal pseudo-random NRZ signal will be used, whose power spectrum can be described by a squared sinc function. Four different architectures have been proposed in the literature to carry out power spectrum comparison: two band-pass filters; one high-pass and one low-pass filter; one all-pass and one low-pass filter; and two low-pass filters. This work analyzes the differences between these techniques on the operation of continuous-time adaptive equalizers, establishing filter design criteria based on the characteristics of the channel and the equalizer filter. The paper is organized as follows: Section I is the introduction; Section 2 gives and overview of the spectrum balancing technique architectures; Section 3 outlines the proposed criteria to set the filter bandwidth; finally, conclusions are drawn in Section 4.

Paper Details

Date Published: 28 May 2013
PDF: 9 pages
Proc. SPIE 8764, VLSI Circuits and Systems VI, 87640G (28 May 2013); doi: 10.1117/12.2017508
Show Author Affiliations
C. Sánchez-Azqueta, Univ. de Zaragoza (Spain)
C. Gimeno, Univ. de Zaragoza (Spain)
S. Celma, Univ. de Zaragoza (Spain)

Published in SPIE Proceedings Vol. 8764:
VLSI Circuits and Systems VI
Teresa Riesgo; Massimo Conti, Editor(s)

© SPIE. Terms of Use
Back to Top