Share Email Print
cover

Proceedings Paper

Metrology in times of shrinking budgets
Author(s): William H. Arnold
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Variations in key device parameters such as gate width, fin height, and storage node aspect ratio can lead to performance variations device to device and within die. Extreme excursions can result in yield loss. Metrology and process control are enablers to detect and keep these variations to within certain bounds. As the features of devices continue to shrink, the allowable tolerances for critical dimensions and overlay errors likewise must shrink, in turn forcing the metrology budgets to shrink in step. At the same time, more data is required per wafer to generate higher order analyses while at the same time greater productivity in terms of silicon area processed in unit time is needed to keep the economics favorable. It is essential we develop the strategies needed for metrology in times of shrinking budgets.

Paper Details

Date Published: 10 April 2013
PDF: 12 pages
Proc. SPIE 8681, Metrology, Inspection, and Process Control for Microlithography XXVII, 868102 (10 April 2013); doi: 10.1117/12.2014974
Show Author Affiliations
William H. Arnold, ASML USA Inc. (United States)


Published in SPIE Proceedings Vol. 8681:
Metrology, Inspection, and Process Control for Microlithography XXVII
Alexander Starikov; Jason P. Cain, Editor(s)

© SPIE. Terms of Use
Back to Top