Share Email Print
cover

Proceedings Paper

Understanding device impact of line edge/width roughness in frequency domain
Author(s): Peng Xie; He Ren; Aneesh Nainani; Huixiong Dai; Chris Bencher; Chris Ngai
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Lithography pattern line-edge roughness (LER) has important device implications such as device variability, current leakage and dielectric breakdown. This study characterizes how LER impacts device performance in terms of spatial frequency distribution. In the front-end of device fabrication, it is shown that low-frequency fin LER causes large FinFET device variability and becomes more severe for advanced device nodes. The effect of the dielectric/metal line LER spatial frequency distribution on the dielectric breakdown and resistance-capacitance (RC) variation for interconnects was studied. It is found that low-frequency LER introduces the highest electrostatic field due to surface charge localization, resulting in an increase in the occurrence of a dielectric breakdown path. The critical frequency range that contributes the most to device variability also evolves with device nodes. On the other hand, RC variation shows negligible dependency on LER amplitude and frequency.

Paper Details

Date Published: 29 March 2013
PDF: 7 pages
Proc. SPIE 8684, Design for Manufacturability through Design-Process Integration VII, 86840J (29 March 2013); doi: 10.1117/12.2013495
Show Author Affiliations
Peng Xie, Applied Materials, Inc. (United States)
He Ren, Applied Materials, Inc. (United States)
Aneesh Nainani, Applied Materials, Inc. (United States)
Huixiong Dai, Applied Materials, Inc. (United States)
Chris Bencher, Applied Materials, Inc. (United States)
Chris Ngai, Applied Materials, Inc. (United States)


Published in SPIE Proceedings Vol. 8684:
Design for Manufacturability through Design-Process Integration VII
Mark E. Mason; John L. Sturtevant, Editor(s)

© SPIE. Terms of Use
Back to Top