Share Email Print
cover

Proceedings Paper

Detailed routing with advanced flexibility and in compliance with self-aligned double patterning constraints
Author(s): Fumiharu Nakajima; Chikaaki Kodama; Hirotaka Ichikawa; Koichi Nakayama; Shigeki Nojima; Toshiya Kotani; Shoji Mimotogi; Shinji Miyamoto
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In this paper, we propose a new flexible routing method for Self-Aligned Double Patterning (SADP). SADP is one of the most promising candidates for patterning sub-20 nm node advanced technology but wafer images must satisfy tighter constraints than litho-etch-litho-etch process. Previous SADP routing methods require strict constraints induced from the relation between mandrel and trim patterns, so design freedom is unexpectedly lost. Also these methods assume to form narrow patterns by trimming process without consideration of resolution limit of optical lithography. The proposed method realizes flexible SADP routing with dynamic coloring requiring no decomposition to extract mandrel patterns and no worries about coloring conflicts. The proposed method uses realizable trimming process only for insulation of patterns. The effectiveness of the proposed method is confirmed in the experimental comparisons.

Paper Details

Date Published: 29 March 2013
PDF: 10 pages
Proc. SPIE 8684, Design for Manufacturability through Design-Process Integration VII, 86840A (29 March 2013); doi: 10.1117/12.2010644
Show Author Affiliations
Fumiharu Nakajima, Toshiba Corp. (Japan)
Chikaaki Kodama, Toshiba Corp. (Japan)
Hirotaka Ichikawa, Toshiba Microelectronics Corp. (Japan)
Koichi Nakayama, Toshiba Corp. (Japan)
Shigeki Nojima, Toshiba Corp. (Japan)
Toshiya Kotani, Toshiba Corp. (Japan)
Shoji Mimotogi, Toshiba Corp. (Japan)
Shinji Miyamoto, Toshiba Corp. (Japan)


Published in SPIE Proceedings Vol. 8684:
Design for Manufacturability through Design-Process Integration VII
Mark E. Mason; John L. Sturtevant, Editor(s)

© SPIE. Terms of Use
Back to Top