Share Email Print

Proceedings Paper

FPGA design of a real-time edge enhancing smoothing filter
Author(s): Nimit Pandya; Chang Choo
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Traditional noise removal filters have an undesirable side effect of blurring edges, which is unacceptable for some image processing applications. To overcome this problem, our ongoing project evaluates an edge enhancing smoothening filter and implements it on FPGAs to reduce noise while sharpening edges. One such edge enhancing smoothing filter consists of a combination of the bilateral filter (used for edge preserving smoothing) and the Shock filter (used for edge enhancement) to achieve the desired result. This paper describes an implementation of the bilateral filter on Altera FPGAs. Shock filter part is then briefly described. Area and speed performance results for different Altera FPGA families are comparatively shown.

Paper Details

Date Published: 19 February 2013
PDF: 6 pages
Proc. SPIE 8656, Real-Time Image and Video Processing 2013, 865607 (19 February 2013); doi: 10.1117/12.2008538
Show Author Affiliations
Nimit Pandya, San José State Univ. (United States)
Chang Choo, San José State Univ. (United States)

Published in SPIE Proceedings Vol. 8656:
Real-Time Image and Video Processing 2013
Nasser Kehtarnavaz; Matthias F. Carlsohn, Editor(s)

© SPIE. Terms of Use
Back to Top