Share Email Print
cover

Proceedings Paper

A multiphase clock generation based on dll for source synchronous receiver in 65nm CMOS technology
Author(s): Zhentao Li; Ziqiang Wang; Chen Jia; Ke Huang; Chun Zhang; Xuqiang Zheng; Zhihua Wang
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

This paper presents a multiphase clock generation circuit (MPCG) using delay locked loop (DLL). In order to achieve process independence, fixed bandwidth to operating frequency ratio, broad tuning range, and low jitter, the DLL design is based on self-biased technique augmented with jitter attenuation technique, which can achieve precise delay equal to the input reference clock period. Simulated in 65nm CMOS technology, the MPCG achieves an operating frequency range of 1.8GHz to 4GHz. And the MPCG will generate eight clocks evenly spaced by 45 degrees. At 2.5GHz, its peak to peak jitter with quiescent supply is 10ps, and its power consumption is 11mW.

Paper Details

Date Published: 14 March 2013
PDF: 6 pages
Proc. SPIE 8768, International Conference on Graphic and Image Processing (ICGIP 2012), 87686H (14 March 2013); doi: 10.1117/12.2006152
Show Author Affiliations
Zhentao Li, Tsinghua Univ. (China)
Ziqiang Wang, Tsinghua Univ. (China)
Chen Jia, Tsinghua Univ. (China)
Ke Huang, Tsinghua Univ. (China)
Chun Zhang, Tsinghua Univ. (China)
Xuqiang Zheng, Tsinghua Univ. (China)
Zhihua Wang, Tsinghua Univ. (China)


Published in SPIE Proceedings Vol. 8768:
International Conference on Graphic and Image Processing (ICGIP 2012)
Zeng Zhu, Editor(s)

© SPIE. Terms of Use
Back to Top