Share Email Print
cover

Proceedings Paper

Integration of silicon photonics into electronic processes
Author(s): Jason S. Orcutt; Rajeev J. Ram; Vladimir Stojanović
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Front-end monolithic integration has enabled photonic devices to be fabricated in bulk and thin-SOI CMOS as well as DRAM electronics processes. Utilizing the CMOS generic process model, integration was accomplished on multi-project wafers that were shared by standard electronic customers without requiring in-foundry process changes. Simple die or wafer-level post-processing has enabled low-loss waveguides by the removal of the substrate within photonic regions. The custom-process model of the DRAM industry instead enabled optimization of the photonic device fabrication process and the potential elimination of post-processing requirements. Integrated singlecrystalline silicon waveguide loss of ~3 dB/cm has been achieved within a 45nm thin-SOI CMOS process that is currently used to manufacture microprocessors [1]. A fully monolithic photonic transmitter including a pseudo-random bit sequence (PRBS) generating digital backend was also demonstrated within this process [1]. The constraints of zero-change integration have limited achieved polysilicon waveguide loss to ~50 dB/cm with commercially available bulk CMOS processes [2]. Custom polysilicon deposition and processing conditions available for DRAM integration have also led to the demonstration of ~6 dB/cm loss waveguides suitable for integration within electronics processes utilizing bulk silicon starting substrates [3]. An overview of required process features, device design guidelines and integration methodology tradeoffs will be presented. Relevant device metrics of area and energy efficiency as well as achievable photonic device performance will be presented within the context of monolithic front-end integration within state-ofthe- art electronics processes. Applications of this research towards the implementation of a computer system utilizing photonic interconnect for core-to-memory communication will also be discussed.

Paper Details

Date Published: 14 March 2013
PDF: 12 pages
Proc. SPIE 8629, Silicon Photonics VIII, 86290F (14 March 2013); doi: 10.1117/12.2004811
Show Author Affiliations
Jason S. Orcutt, Massachusetts Institute of Technology (United States)
Rajeev J. Ram, Massachusetts Institute of Technology (United States)
Vladimir Stojanović, Massachusetts Institute of Technology (United States)


Published in SPIE Proceedings Vol. 8629:
Silicon Photonics VIII
Joel Kubby; Graham T. Reed, Editor(s)

© SPIE. Terms of Use
Back to Top