Share Email Print
cover

Proceedings Paper

Dynamic partial FPGA reconfiguration in space applications
Author(s): Rafal Graczyk; Marcin Stolarski; Marie-Catherine Palau; Piotr Orleanski
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Design and implementation of hardware mock-up of high performance system for general avionics testing in reconfigurable FPGAs. Strong emphasis is put on exploiting dynamic partial reconfiguration capability as a method for functionality multiplexing and fault mitigation. Additionally, dynamic reconfiguration can be used for fault injection which makes Single Event Upset in configuration memory simulation possible. LEON3 processors are used to create an avionic systems test-bed, for testing the mock-ups of real system flight software and testing dynamic full and partial reconfiguration. Experiments with different means of reconfiguration are performed to measure reconfiguration times and stability of software. Several solutions for whole system reconfiguration controller have been implemented and tested.

Paper Details

Date Published: 7 November 2012
PDF: 7 pages
Proc. SPIE 8454, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2012, 84540G (7 November 2012); doi: 10.1117/12.2000190
Show Author Affiliations
Rafal Graczyk, Space Research Ctr. (Poland)
Astri Polska sp.z o.o. (Poland)
Marcin Stolarski, Space Research Ctr. (Poland)
Astri Polska sp.z o.o. (Poland)
Marie-Catherine Palau, Astri Polska sp.z o.o. (Poland)
Piotr Orleanski, Space Research Ctr. (Poland)


Published in SPIE Proceedings Vol. 8454:
Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2012
Ryszard S. Romaniuk, Editor(s)

© SPIE. Terms of Use
Back to Top