Share Email Print

Proceedings Paper

Wire transfer of charge packets for on-chip CCD signal processing
Author(s): Eric R. Fossum
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A structure for the virtual transfer of charge packets across metal wires is described theoretically and is experimentally verified. The structure is a hybrid of charge-coupled device (CCD) and bucket-brigade device (BBD) elements and permits the topological crossing of charge-domain signals in low power signal processing circuits. A test vehicle consisting of 8-, 32- and 96-stage delay lines of various geometries implemented in a double-poly, double-metal foundry process was used to characterize the wire-transfer operation. Transfer efficiency ranging between 0.998 and 0.999 was obtained for surface n-channel devices with clock cycle times in the range from 40 nsec to 0.3 msec. Transfer efficiency as high as 0.9999 was obtained for buried n-channel devices. Good agreement is found between experiment and simulation.

Paper Details

Date Published: 1 July 1990
PDF: 8 pages
Proc. SPIE 1242, Charge-Coupled Devices and Solid State Optical Sensors, (1 July 1990); doi: 10.1117/12.19451
Show Author Affiliations
Eric R. Fossum, Columbia Univ. (United States)

Published in SPIE Proceedings Vol. 1242:
Charge-Coupled Devices and Solid State Optical Sensors
Morley M. Blouke, Editor(s)

© SPIE. Terms of Use
Back to Top