Share Email Print
cover

Proceedings Paper

Tera ATM LAN testbed prototypes
Author(s): Ronald P. Bianchini
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper documents the architecture and prototype development of the Tera ATM LAN project at Carnegie Mellon University. The Tera ATM LAN testbed connects hundreds of workstations in the Electrical and Computer Engineering Department via an ATM-based network. The Tera network architecture consists of multiple switched Ethernet clusters interconnected using an ATM switch that is optimized for LAN traffic. A switched Ethernet cluster consists of the MATER network interface, sixteen connected Ethernet networks and a single port of the ATM switch. The ATM switch is based on the CMU Tera architecture. The Tera architecture, optimized for local area networks, incorporates a scalable nonblocking switching element with hybrid cell queues. Cells are queued first in a global first-in first-out queue that is shared by all switch inputs and then in output queues that are dedicated to individual switch outputs. The shared input queue design is scalable since it is based on a Banyan network and N FIFO memories.

Paper Details

Date Published: 3 November 1994
PDF: 14 pages
Proc. SPIE 10278, Defining the Global Information Infrastructure: Infrastructure, Systems, and Services: A Critical Review, 102780W (3 November 1994); doi: 10.1117/12.192201
Show Author Affiliations
Ronald P. Bianchini, Carnegie Mellon Univ. (United States)


Published in SPIE Proceedings Vol. 10278:
Defining the Global Information Infrastructure: Infrastructure, Systems, and Services: A Critical Review
Stephen F. Lundstrom, Editor(s)

© SPIE. Terms of Use
Back to Top