Share Email Print

Proceedings Paper

Smart pixel designs for image-processing
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Image Processing is widely regarded as a successful application of electronic technology. However, there is a wide gap between commercially successful image processing implementations and system design that have been proposed by the research community. Of particular interest are image processing architectures that use large number of densely interconnected processors to compute and transmit image date in parallel 2-D format. The interconnect density and packaging constraints of electronic packaging technology preclude efficient implementation of such architectures. In contrast, optoelectronic integrated circuits combined with surface-normal optical interconnects offer the promise of a technology platform that is inherently better suited for the implementation of interconnect intensive image processing applications.

Paper Details

Date Published: 29 September 1994
PDF: 1 pages
Proc. SPIE 2297, Photonics for Processors, Neural Networks, and Memories II, (29 September 1994); doi: 10.1117/12.187301
Show Author Affiliations
Fouad E. Kiamilev, Univ. of North Carolina/Charlotte (United States)
Ashok V. Krishnamoorthy, AT&T Bell Labs. (United States)

Published in SPIE Proceedings Vol. 2297:
Photonics for Processors, Neural Networks, and Memories II
Joseph L. Horner; Bahram Javidi; Stephen T. Kowel, Editor(s)

© SPIE. Terms of Use
Back to Top