Share Email Print
cover

Proceedings Paper

Very large scale integration (VLSI) architecture for motion estimation and vector quantization
Author(s): Shih-Yu Huang; Kuen-Rong Hsieh; Jia-Shung Wang
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

A hardware design, called the ME/MRVQ, which combines the functions of motion estimation (ME) and mean/residual vector quantization (MRVQ) is proposed to improve the coding quality of MPEG in this paper. In the ordinary MPEG design, the ME hardware is idle while coding I-pictures. In general, the process of motion estimation is quite similar to the work of vector quantization coding. They all try to search a best representative from a set of exemplars for every input block. In our design, we perform an extra VQ coding in intraframe compression utilizing the idle hardware for motion estimation. A new intraframe coding scheme, called the cascading MRVQ-DCT, is proposed for incorporating this hardware design. The cascading MRVQ-DCT performs a VQ coding before executing DCT, quantization and VLC coding. It has the advantages of coding the shade vectors by VQ and coding the edge vectors by DCT. Thus, the blocking effects in DCT coder under low bit rate is cured. The coding efficiency of the cascading MRVQ-DCT scheme is investigated by software simulations. It is shown that the rate-distortion performance is uniformly improved.

Paper Details

Date Published: 16 September 1994
PDF: 11 pages
Proc. SPIE 2308, Visual Communications and Image Processing '94, (16 September 1994); doi: 10.1117/12.185930
Show Author Affiliations
Shih-Yu Huang, National Tsing Hua Univ. (Taiwan)
Kuen-Rong Hsieh, Industrial Technology Research Institute (Taiwan)
Jia-Shung Wang, National Tsing Hua Univ. (Taiwan)


Published in SPIE Proceedings Vol. 2308:
Visual Communications and Image Processing '94
Aggelos K. Katsaggelos, Editor(s)

© SPIE. Terms of Use
Back to Top