Proceedings PaperFault avoidance for optical logic arrays and regular free-space interconnects
|Format||Member Price||Non-Member Price|
|GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free.||Check Access|
An optical computing model is described that makes use of arrays of optical logic gates interconnected in free space with regular connection patterns. An advantage of this approach is that interconnection complexity is moved to free space which is virtually free of faults. A cost of this approach is that the regular interconnection patterns restrict connectivity to the extent that a number of logic gates are inaccessible. Methods are described for moving the operational, inaccessible logic gates into the positions of faulty logic gates. The result is that the effective yields of optical logic arrays are increased and device processing tolerances are relaxed.