Share Email Print
cover

Proceedings Paper

Cointegration of optoelectronics and silicon ULSI for scaled, high-performance distributed computing systems
Author(s): Stuart K. Tewksbury; Lawrence Anthony Hornak
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The evolution of silicon submicron technologies will yield very powerful single chip U LSI processors (possibly processor arrays) and high performance advanced packaging technologies, providing significant opportunities to realize very compact, distributed computing systems. However, exploiting that opportunity will require development of very high performance communication networks, scaled to the much smaller size and more monolithic realization of such future distributed systems. Optical communication is presently being applied to larger scale versions of such networks which, if scalable to the smaller, more monolithic world of future system structures, may help overcome several physical limits of scaled electrical networks. We review general system-level limits of scaled optical networks, assuming cointegration of Si CMOS logic, GaAs-based optoelectronics and waveguides within a common monolithic technology. The system limits suggest that a number of performance limits remain. Resolving such limits will be critical in exploiting the considerable advantages of scaled, optical interconnections for such future, highly integrated systems.

Paper Details

Date Published: 1 July 1990
PDF: 14 pages
Proc. SPIE 1215, Digital Optical Computing II, (1 July 1990); doi: 10.1117/12.18045
Show Author Affiliations
Stuart K. Tewksbury, AT&T Bell Labs. (United States)
Lawrence Anthony Hornak, AT&T Bell Labs. (United States)


Published in SPIE Proceedings Vol. 1215:
Digital Optical Computing II
Raymond Arrathoon, Editor(s)

© SPIE. Terms of Use
Back to Top