Share Email Print
cover

Proceedings Paper

Effect of layout variations on noise figure in a digital GaAs MESFET technology
Author(s): Charles Chang; C. Y. Kwok; Peter M. Asbeck
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

Digital GaAs FET technology, with its high level of integration, can be employed in high-speed optical systems for optical detector amplifiers as well as for baseband processing. However, the WSi gate of the digital GaAs FETs results in high gate resistance, which increases the noise figure as compared to the Ti/Pt/Au `T' shaped gates used in microwave FETs. In high-speed optical receiver applications, the noise in the FET based amplifier dominates the entire system noise. In this work, we use the 1st and 2nd layer metal to reduce the gate resistance in order to improve the minimum noise figure through layout variations compatible with production digital technology.

Paper Details

Date Published: 2 May 1994
PDF: 12 pages
Proc. SPIE 2149, Technologies for Optical Fiber Communications, (2 May 1994); doi: 10.1117/12.175255
Show Author Affiliations
Charles Chang, Univ. of California/San Diego (United States)
C. Y. Kwok, Univ. of California/San Diego (United States)
Peter M. Asbeck, Univ. of California/San Diego (United States)


Published in SPIE Proceedings Vol. 2149:
Technologies for Optical Fiber Communications
Gail J. Brown; Susan R. Sloan; Kenneth D. Pedrotti; Didier J. Decoster; Didier J. Decoster; Joanne S. LaCourse; Yoon-Soo Park; Kenneth D. Pedrotti; Susan R. Sloan, Editor(s)

© SPIE. Terms of Use
Back to Top