Share Email Print
cover

Proceedings Paper

Advanced photolithographic process modeling and characterization via wafer flatness measurements
Author(s): Satyendra S. Sethi; Sagar M. Pushpala; Terry L. Von Salza Brown; Clifford H. Takemoto; Gabriel M. Li; James L. Kawski; Randal K. Goodall; H. Noguchi; David Luo
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

In this work critical dimension (CD) and site focal plane deviation (SFPD) measurements were made on a patterned resist test structure with 0.8 micron dense lines with a pitch of 1.6 micrometers . The CD and SFPD were tracked through all critical wafer processing steps. The range in SFPD was negligible throughout front end processing, with average SFPDs less than 0.25 microns. Significant increase in the mean and variance of SFPD was observed at later process modules. An increase in the SFPD directly reduces the focus budget, resulting in an increase in the variation of the CD across a field as well as a degradation of the resist profile. Within-field CD variation (3 sigma) for a SFPD of 0.05 micrometers was observed to be less than 0.03 micrometers (30 measurement sites within a field) whereas the three sigma CD variation for a SFPD of 3.8 micrometers was observed to be 0.45 micrometers . Two-dimensional and 3-D graphical correlations are presented, and the use of the SFPD/CD correlation technique to photolithographic process optimization is discussed.

Paper Details

Date Published: 1 May 1994
PDF: 14 pages
Proc. SPIE 2196, Integrated Circuit Metrology, Inspection, and Process Control VIII, (1 May 1994); doi: 10.1117/12.174131
Show Author Affiliations
Satyendra S. Sethi, National Semiconductor Corp. (United States)
Sagar M. Pushpala, National Semiconductor Corp. (United States)
Terry L. Von Salza Brown, National Semiconductor Corp. (United States)
Clifford H. Takemoto, National Semiconductor Corp. (United States)
Gabriel M. Li, National Semiconductor Corp. (United States)
James L. Kawski, ADE Corp. (United States)
Randal K. Goodall, ADE Corp. (United States)
H. Noguchi, ADE Corp. (United States)
David Luo, ADE Corp. (United States)


Published in SPIE Proceedings Vol. 2196:
Integrated Circuit Metrology, Inspection, and Process Control VIII
Marylyn Hoy Bennett, Editor(s)

© SPIE. Terms of Use
Back to Top