Share Email Print

Proceedings Paper

Efficient systolic architecture for the one-dimensional wavelet transform
Author(s): Robert Lang; Erik Plesner; Heiko Schroder; Andrew Spray
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

We present in this paper an architectural design for a wavelet transform chip for use in real-time one-dimensional signal processing applications. Based on the observation that further levels of the wavelet transform require only as much computation as the first level, our architecture requires only one row of processing elements to compute the complete transform. This is compared to previous designs requiring one row of processing elements per level of the transform. Our architecture provides the output of the transform in two forms, one with all levels multiplexed on one line (useful for transmission or compression) and the other as individual levels on separate lines synchronized in time to facilitate real-time analysis. We consider the usefulness of this architecture for real-time analysis of audio signals (typically 40kHz sampling rate) and discuss the design and implementation benefits of the computational simplicity of the presented architecture.

Paper Details

Date Published: 15 March 1994
PDF: 11 pages
Proc. SPIE 2242, Wavelet Applications, (15 March 1994); doi: 10.1117/12.170093
Show Author Affiliations
Robert Lang, Univ. of Newcastle (Australia)
Erik Plesner, Univ. of Newcastle (Australia)
Heiko Schroder, Univ. of Newcastle (Australia)
Andrew Spray, Univ. of Newcastle (Australia)

Published in SPIE Proceedings Vol. 2242:
Wavelet Applications
Harold H. Szu, Editor(s)

© SPIE. Terms of Use
Back to Top