Share Email Print
cover

Proceedings Paper

Enhanced interprocessor communication strategies for parallel TMS320C40 digital signal processor systems
Author(s): David Andrew Hartley; David Mark Harvey
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The Texas Instruments' TMS320C40 digital signal processor contains communication hardware which enables processors to be connected together to form multiprocessing systems. Analysis of the devices communication channels suggests that it would be beneficial to use additional communication hardware to maximize system performance. The use of mesh routing chips in conjunction with the processors has been investigated. The two devices are interfaced using two TMS320C40 communication channels. Lower message latencies can be achieved by using TMS320C40 communication channels to perform nearest neighbor communications while using the routing chips to perform all other message routing. However, the use of additional TMS320C40 channels can degrade the rate at which packets are injected and consumed from the network, resulting in under utilization of the network bandwidth.

Paper Details

Date Published: 1 November 1993
PDF: 13 pages
Proc. SPIE 2027, Advanced Signal Processing Algorithms, Architectures, and Implementations IV, (1 November 1993); doi: 10.1117/12.160460
Show Author Affiliations
David Andrew Hartley, Liverpool John Moores Univ. (United Kingdom)
David Mark Harvey, Liverpool John Moores Univ. (United Kingdom)


Published in SPIE Proceedings Vol. 2027:
Advanced Signal Processing Algorithms, Architectures, and Implementations IV
Franklin T. Luk, Editor(s)

© SPIE. Terms of Use
Back to Top