Share Email Print
cover

Proceedings Paper

Spin on glass (SOG) etch-back planarization process: an industrial solution for 0.5-um CMOS TLM technology
Author(s): Pascale Molle; H. Ullmann; B. Gros; P. Fugier; O. Demolliens
Format Member Price Non-Member Price
PDF $14.40 $18.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A SOG/etch-back process has been developed in order to be compatible with a 0.5 micrometers triple level metal technology with plugged vias. Four SOG are compared in terms of planarization level after coating but also after etch-back. The etching process is studied in order to reach the low selectivities required to compensate the microloading effects of patterned wafers. The compromise between high planarization level and low surface roughness is obtained by adjusting selectivity and etching time. Planarization level and complete SOG consumption, required to avoid vias poisoning, can be controlled by measuring TEOS1 consumption after etch-back. Vias and metal yield are measured on different topographies. Results illustrate the planarization efficiency.

Paper Details

Date Published: 15 September 1993
PDF: 8 pages
Proc. SPIE 2090, Multilevel Interconnection: Issues That Impact Competitiveness, (15 September 1993); doi: 10.1117/12.156515
Show Author Affiliations
Pascale Molle, CENG-LETI-STME (France)
H. Ullmann, SGS-Thomson Microelectronics (France)
B. Gros, SGS-Thomson Microelectronics (France)
P. Fugier, CENG-LETI-STME (France)
O. Demolliens, CENG-LETI-STME (France)


Published in SPIE Proceedings Vol. 2090:
Multilevel Interconnection: Issues That Impact Competitiveness
Hoang Huy Hoang; Ron Schutz; Joseph B. Bernstein; Barbara Vasquez, Editor(s)

© SPIE. Terms of Use
Back to Top