Share Email Print
cover

Proceedings Paper

CCD clock register modeling
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

This paper discusses the design of an RC network model of the parallel clock registers on a charge coupled device. A model has been developed that takes into account the individual pixel capacitance and resistance of the device the line resistance of the polysilicon clock lines and the line-to-line capacitance between adjacent phases. This RC network forms a lossy transmission line that degrades the clock pulses applied to the device as they travel to its center. In the case of high-speed large area CCDs the deterioration in pulse shape can lead to a significant drop-off in charge transfer efficiency (CTE) as a function of distance from the edge of the device. Using SPICE the parallel clock registers of three different CCDs have been simulated. The first device is a large area scientific imager designed to run at relatively slow clock rates. The second CCD is an upgraded version of that device. It includes Aluminum-strapped clock lines to reduce the RC time constant of the clocking structure. The third device is an infrared PtSi imager. The results of the SPICE simulations are used to find the limiting RC time constant of each device and to project its performance as a high-speed imager. 1 .

Paper Details

Date Published: 12 August 1992
PDF: 8 pages
Proc. SPIE 1656, High-Resolution Sensors and Hybrid Systems, (12 August 1992); doi: 10.1117/12.135923
Show Author Affiliations
Thorsten Graeve, Optical Sciences Ctr./The Univ. of Arizona (United States)
Laurence M. Flath, Optical Sciences Ctr./The Univ. of Arizona (United States)
Eustace L. Dereniak, Optical Sciences Ctr./The Univ. of Arizona (United States)


Published in SPIE Proceedings Vol. 1656:
High-Resolution Sensors and Hybrid Systems
Morley M. Blouke; Winchyi Chang; Laurence J. Thorpe; Rajinder P. Khosla, Editor(s)

© SPIE. Terms of Use
Back to Top