Share Email Print
cover

Proceedings Paper

Architecture and some properties of digital circuits with boundary scan
Author(s): Jerzy Kern
Format Member Price Non-Member Price
PDF $14.40 $18.00

Paper Abstract

The paper presents basic properties of digital circuits, with a boundary scan testing (BST) subsystem in the circuit architecture. The paper describes the operation and states for test access port controller (TAPC) built in the subsystem. A self-test procedure is presented, based on pseudo-random test generation and signature analysis, done by linear feedback shift registers (LFSR), configured with boundary scan register cells. Characteristics of the pseudo- random signal generator were obtained by simulation method.

Paper Details

Date Published: 1 August 1992
PDF: 12 pages
Proc. SPIE 1783, International Conference of Microelectronics: Microelectronics '92, (1 August 1992); doi: 10.1117/12.131016
Show Author Affiliations
Jerzy Kern, Industrial Institute of Electronics (Poland)


Published in SPIE Proceedings Vol. 1783:
International Conference of Microelectronics: Microelectronics '92

© SPIE. Terms of Use
Back to Top