Share Email Print

Optical Engineering

Dual-Channel Charge-Coupled Device For High Speed Signal Acquisition
Author(s): Raymond Hayes; Denis L. Heidtmann
Format Member Price Non-Member Price
PDF $20.00 $25.00

Paper Abstract

The paper describes the design and development of a CCD shift register that can take analog samples of an electrical signal at rates up to 1 x 108 samples/s and provide temporary storage for 1024 samples. It is intended for operation in a fast-in, slow-out mode for capturing high speed electrical transients. The requirements of fast clocking and moderate clock driver power led to the choice of a serial-parallel-serial design. The CCD chip contains four storage arrays that form two differential channels. Differential operation provides good linearity. The two channels can be used independently or multiplexed for sampling at the highest rate. The CCD is of the buried-channel type and uses four-phase clocking on all registers. It is fabricated using a modified NMOS process, with two polysilicon layers to provide an overlapping transfer gate structure. Operating characteristics of the CCD are described, together with its behavior in an instrument environment. For optimum performance the CCD chip is mounted on a hybrid, together with clock driver ICs. Such devices are used in the signal acquisition section of a digital storage instrument that was developed recently.

Paper Details

Date Published: 1 September 1987
PDF: 8 pages
Opt. Eng. 26(9) 269829 doi: 10.1117/12.7974159
Published in: Optical Engineering Volume 26, Issue 9
Show Author Affiliations
Raymond Hayes, Tektronix, Inc. (United States)
Denis L. Heidtmann, Tektronix, Inc. (United States)

© SPIE. Terms of Use
Back to Top