Share Email Print

Optical Engineering

Intralevel Hybrid Resist Process For The Fabrication Of Metal Oxide Semiconductor Devices With Submicron Gate Lengths
Author(s): J. N. Holbert; P. A. Seese; A. J. Gonzales; C. C. Walker
Format Member Price Non-Member Price
PDF $20.00 $25.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A hybrid lithographic process, utilizing both electron-beam (E-beam) and conventional optical exposure techniques within the same device level, has been developed using a commercially available positive photoresist. Following E-beam exposure of the <3.0 um geometries and optical exposure of the larger-sized patterns, both sets of images are developed in a single step. Using this process, functional complementary metal oxide semiconductor (CMOS) devices have been fabricated with polysilicon gate lengths of 0.75 and 0.50 Am. The effect of E-beam dose upon the submicron gate critical dimensions has been determined to be significant due to the proximity effect. The performance of this lithographic process will be compared to that of the hybrid process developed by Berker and Casey, which also utilizes a positive photoresist, but in an E-beam tone reversal mode.

Paper Details

Date Published: 1 April 1983
PDF: 5 pages
Opt. Eng. 22(2) 222185 doi: 10.1117/12.7973079
Published in: Optical Engineering Volume 22, Issue 2
Show Author Affiliations
J. N. Holbert, Motorola, Inc. (United States)
P. A. Seese, Motorola, Inc. (United States)
A. J. Gonzales, Motorola, Inc. (United States)
C. C. Walker, Motorola, Inc. (United States)

© SPIE. Terms of Use
Back to Top