Share Email Print

Optical Engineering

Power dissipation in frame-transfer charge-coupled devices
Format Member Price Non-Member Price
PDF $20.00 $25.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The power dissipation for large-area high-speed charge-coupled device (CCD) arrays is analyzed. The four mechanisms responsible for power dissipation in a CCD are carrier lift and friction within the CCD channel, load currents through the on-chip output amplifiers, capacitive charge and discharge currents through the epitaxial layer or substrate, and currents flowing through the polysilicon clock register electrodes. These processes are easily calculated for small or slow devices. For large high-speed devices, on the other hand, the conventional analytical techniques are inadequate. The large device area leads to high resistive-capacitive constants in the parallel clock registers, causing clock pulses to degrade in shape as they travel along a clock electrode. A distributed system analysis based on lumped circuit parameters for each pixel is necessary to calculate the current and thus the power dissipated at each point on the surface of the COD. A computer simulation of a standard frame-transfer CCD was performed using SPICE software. The results of the simulation indicate a much lower power dissipation than previously assumed and also point out various problems with conventional device architectures for large-area high-speed CCDs.

Paper Details

Date Published: 1 May 1993
PDF: 7 pages
Opt. Eng. 32(5) doi: 10.1117/12.135840
Published in: Optical Engineering Volume 32, Issue 5
Show Author Affiliations
Thorsten Graeve, Univ. of Arizona (United States)
Eustace L. Dereniak, Univ. of Arizona (United States)

© SPIE. Terms of Use
Back to Top