Share Email Print

Journal of Micro/Nanolithography, MEMS, and MOEMS

Fabrication of silicon-embedded low resistance high-aspect ratio planar copper microcoils
Author(s): Zishan Ali Syed Mohammed; Poenar Daniel Puiu; Sheel Aditya
Format Member Price Non-Member Price
PDF $20.00 $25.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Low resistance is an important requirement for microcoils which act as a signal receiver to ensure low thermal noise during signal detection. High-aspect ratio (HAR) planar microcoils entrenched in blind silicon trenches have features that make them more attractive than their traditional counterparts employing electroplating through a patterned thick polymer or achieved through silicon vias. However, challenges met in fabrication of such coils have not been discussed in detail until now. This paper reports the realization of such HAR microcoils embedded in Si blind trenches, fabricated with a single lithography step by first etching blind trenches in the silicon substrate with an aspect ratio of almost 3 1 and then filling them up using copper electroplating. The electroplating was followed by chemical wet etching as a faster way of removing excess copper than traditional chemical mechanical polishing. Electrical resistance was further reduced by annealing the microcoils. The process steps and challenges faced in the realization of such structures are reported here followed by their electrical characterization. The obtained electrical resistances are then compared with those of other similar microcoils embedded in blind vias.

Paper Details

Date Published: 9 January 2018
PDF: 11 pages
J. Micro/Nanolith. MEMS MOEMS 17(1) 014501 doi: 10.1117/1.JMM.17.1.014501
Published in: Journal of Micro/Nanolithography, MEMS, and MOEMS Volume 17, Issue 1
Show Author Affiliations
Zishan Ali Syed Mohammed, Nanyang Technological Univ. (Singapore)
Poenar Daniel Puiu, Nanyang Technological Univ. (Singapore)
Sheel Aditya, Nanyang Technological Univ. (Singapore)

© SPIE. Terms of Use
Back to Top