Share Email Print
cover

Journal of Micro/Nanolithography, MEMS, and MOEMS

Atomic force microscopy study of photoresist sidewall smoothing and line edge roughness transfer during gate patterning
Format Member Price Non-Member Price
PDF $20.00 $25.00

Paper Abstract

With the constant decrease of semiconductor device dimensions, gate line edge roughness (LER) becomes an important source of device variability. Gate LER originates from photoresist (PR) LER that is partially transferred into the gate during plasma etching. A plasma treatment is typically used to reduce the PR LER before the transfer. LER control at the nanometer scale also requires accurate measurements. We have recently developed a technique for LER measurement based upon atomic force microscopy (AFM). In this technique, the sample is tilted at about 45 deg and feature sidewalls are scanned along their length with the AFM tip to obtain three-dimensional images. The AFM technique is applied to the study of a pattern transfer into a gate stack starting from untreated PR, PR treated by conventional HBr plasma, and PR treated by HBr/O 2 plasma followed by a bake at 150°C. It is found that the plasma etching reduces the LER at each etching step. The reduction is more important when starting from untreated PR which has the highest initial LER. However, the final LER in the Si layer remains significantly smaller when starting with cured PR, especially with PR cured by an HBr/O 2 plasma treatment followed by a bake at 150°C.

Paper Details

Date Published: 28 October 2013
PDF: 9 pages
J. Micro/Nanolith. 12(4) 041308 doi: 10.1117/1.JMM.12.4.041308
Published in: Journal of Micro/Nanolithography, MEMS, and MOEMS Volume 12, Issue 4
Show Author Affiliations
Marc Fouchier, LTM CNRS (France)
Erwine Pargon, CEA-LETI (France)


© SPIE. Terms of Use
Back to Top