Share Email Print

Optical Engineering

Pipelined time-division multiplexing optical bus with conditional delays
Author(s): Yueming Li; Yi Pan; Si Qing Zheng
Format Member Price Non-Member Price
PDF $20.00 $25.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

A new pipelined time-division multiplexing optical bus for implementing a linear-array parallel computer architecture is proposed. In this system, switches are introduced on the receiving segment of the bus to control the signal delays on the optical waveguide. The states of switches are dynamically programmable under the control of processors according to computation needs. In conjunction with coincident pulse processor addressing technique, the reconfigurability of signal delays becomes an integral part of parallel computation, as demonstrated by parallel algorithm design examples. The linear processor arrays based on such buses can be used as building blocks to construct parallel architectures of higher dimensions to achieve improved scalability and performance.

Paper Details

Date Published: 1 September 1997
PDF: 8 pages
Opt. Eng. 36(9) doi: 10.1117/1.601494
Published in: Optical Engineering Volume 36, Issue 9
Show Author Affiliations
Yueming Li, Louisiana State Univ. (United States)
Yi Pan, Univ. of Dayton (United States)
Si Qing Zheng, Louisiana State Univ. (United States)

© SPIE. Terms of Use
Back to Top