Share Email Print
cover

Journal of Micro/Nanolithography, MEMS, and MOEMS

Evaluation of extreme ultraviolet mask defect using blank inspection, patterned mask inspection, and wafer inspection
Author(s): Takashi Kamo; Tsuneo Terasawa; Takeshi Yamane; Hiroyuki Shigemura; Noriaki Takagi; Tsuyoshi Amano; Kazuo Tawarayama; Mari Nozoe; Toshihiko Tanaka; Osamu Suga; Ichiro Mori
Format Member Price Non-Member Price
PDF $20.00 $25.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The key challenge before extreme ultraviolet lithography is to make defect-free masks, for which it is important to identify the root cause of defects, and it is also necessary to establish suitable critical mask defect size for the production of ULSI devices. We have been developing extreme ultraviolet (EUV) mask infrastructures such as a full-field actinic blank inspection tool and 199 nm wavelength patterned mask inspection tool in order to support blank/mask supplier in reducing blank/mask defects which impact wafer printing. In this paper, by evaluating the printability of programmed phase defects and absorber defects exposed by full-field scanner EUV1, we demonstrate that defect detection sensitivities of actinic blank inspection and patterned mask inspection are higher than that of wafer inspection in HP32nm. The evaluations were done by comparing the detection sensitivities of full-field actinic blank inspection tool, 199 nm wavelength patterned mask inspection tool, and electron beam (EB) wafer inspection tool. And then, based on the native defect analysis of blank/mask, we ascertained that actinic blank inspection and patterned mask inspection are effective in detecting killer defects both at the main pattern and at the light-shield border area.

Paper Details

Date Published: 1 October 2011
PDF: 10 pages
J. Micro/Nanolith. 10(4) 043006 doi: 10.1117/1.3644984
Published in: Journal of Micro/Nanolithography, MEMS, and MOEMS Volume 10, Issue 4
Show Author Affiliations
Takashi Kamo, Semiconductor Leading Edge Technologies, Inc. (Japan)
Tsuneo Terasawa, Semiconductor Leading Edge Technologies, Inc. (Japan)
Takeshi Yamane, Semiconductor Leading Edge Technologies, Inc. (Japan)
Hiroyuki Shigemura, Semiconductor Leading Edge Technologies, Inc. (Japan)
Noriaki Takagi, Semiconductor Leading Edge Technologies, Inc. (Japan)
Tsuyoshi Amano, Semiconductor Leading Edge Technologies, Inc. (Japan)
Kazuo Tawarayama, Semiconductor Leading Edge Technologies, Inc. (Japan)
Mari Nozoe, Semiconductor Leading Edge Technologies, Inc. (Japan)
Toshihiko Tanaka, Semiconductor Leading Edge Technologies, Inc. (Japan)
Osamu Suga, Semiconductor Leading Edge Technologies, Inc. (Japan)
Ichiro Mori, Semiconductor Leading Edge Technologies, Inc. (Japan)


© SPIE. Terms of Use
Back to Top