Share Email Print

Optical Engineering

Correlator receiver architecture with PnpN optical thyristor operating as optical hard-limiter
Author(s): Tae-Gu Kang; Su Ho Lee; Soonchul Park
Format Member Price Non-Member Price
PDF $20.00 $25.00

Paper Abstract

We propose novel correlator receiver architecture with a PnpN optical thyristor operating as optical hard-limiter, and demonstrate a multiple-access interference rejection of the proposed correlator receiver. The proposed correlator receiver is composed of the 1×2 splitter, optical delay line, 2×1 combiner, and fabricated PnpN optical thyristor. The proposed correlator receiver enhances the system performance because it excludes some combinations of multiple-access interference patterns from causing errors as in optical code-division multiple access systems with conventional optical receiver shown in all previous works. It is found that the proposed correlator receiver can fully reject the interference signals generated by decoding processing and multiple access for two simultaneous users.

Paper Details

Date Published: 1 July 2011
PDF: 6 pages
Opt. Eng. 50(7) 075004 doi: 10.1117/1.3599875
Published in: Optical Engineering Volume 50, Issue 7
Show Author Affiliations
Tae-Gu Kang, Chungnam National Univ. (Korea, Republic of)
Su Ho Lee, Donga Univ. (Korea, Republic of)
Soonchul Park, Gwangju Institute of Science and Technology (Korea, Republic of)

© SPIE. Terms of Use
Back to Top