Share Email Print

Journal of Electronic Imaging

SCAN secure processor and its biometric capabilities
Author(s): Raghudeep Kannavara; Sukarno Mertoguno; Nikolaos G. Bourbakis
Format Member Price Non-Member Price
PDF $20.00 $25.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

This paper presents the design of the SCAN secure processor and its extended instruction set to enable secure biometric authentication. The SCAN secure processor is a modified SparcV8 processor architecture with a new instruction set to handle voice, iris, and fingerprint-based biometric authentication. The algorithms for processing biometric data are based on the local global graph methodology. The biometric modules are synthesized in reconfigurable logic and the results of the field-programmable gate array (FPGA) synthesis are presented. We propose to implement the above-mentioned modules in an off-chip FPGA co-processor. Further, the SCAN-secure processor will offer a SCAN-based encryption and decryption of 32 bit instructions and data.

Paper Details

Date Published: 1 April 2011
PDF: 12 pages
J. Electron. Imaging. 20(2) 023014 doi: 10.1117/1.3582930
Published in: Journal of Electronic Imaging Volume 20, Issue 2
Show Author Affiliations
Raghudeep Kannavara, Wright State Univ. (United States)
Sukarno Mertoguno, CGO Inc. (United States)
Nikolaos G. Bourbakis, Wright State Univ. (United States)

© SPIE. Terms of Use
Back to Top