Share Email Print

Optical Engineering

Design of butterfly-fat-tree optical network on-chip
Author(s): Huaxi Gu; Shiqing Wang; Yintang Yang; Jiang Xu
Format Member Price Non-Member Price
PDF $20.00 $25.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

The optical network on-chip is a popular option due to its low latency and high bandwidth with significantly lower power dissipation. A butterfly-fat-tree based optical network on-chip (BONoC) is designed with new optical router architecture. A hybrid signaling scheme is designed with the control information transferred and processed in the electronic domain. An energy efficient routing is proposed by considering the power consumption of the microresonators and signaling progress. Evaluation of the new optical butterfly-fat-tree NoC is made in three aspects-energy, latency, and throughput. The comparison of power consumption with its electronic counterpart shows that 64-core ONoC can save about 78.6% energy when compared to an electronic one of the same size. Finally, we simulate butterfly-fat-tree ONoC, and show the end-to-end delay and throughput with different traffic loads and various packet sizes.

Paper Details

Date Published: 1 September 2010
PDF: 7 pages
Opt. Eng. 49(9) 095402 doi: 10.1117/1.3487749
Published in: Optical Engineering Volume 49, Issue 9
Show Author Affiliations
Huaxi Gu, Xidian Univ. (Hong Kong, China)
Shiqing Wang, Xidian Univ. (China)
Yintang Yang, Xidian Univ. (China)
Jiang Xu, Hong Kong Univ. of Science and Technology (Hong Kong, China)

© SPIE. Terms of Use
Back to Top