Share Email Print

Journal of Micro/Nanolithography, MEMS, and MOEMS

Wafer-scale process for fabricating arrays of nanopore devices
Author(s): Amir G. Ahmadi; Zhengchun Peng; Peter J. Hesketh; Sankar Nair
Format Member Price Non-Member Price
PDF $20.00 $25.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Nanopore-based single-molecule analysis is a subject of strong scientific and technological interest. Recently, solid state nanopores have been demonstrated to possess advantages over biological (e.g., protein) pores due to the relative ease of tuning the pore dimensions, pore geometry, and surface chemistry. Previously demonstrated methods have been confined to the production of single nanopore devices for fundamental studies. Most of these techniques (e.g., electron microscope beams and focused ion beams) are limited in scalability, automation, and reproducibility. We demostrate a wafer-scale method for reproducibly fabricating large arrays of solid state nanopores. The method couples high-resolution electron-beam lithography and atomic layer deposition (ALD). Arrays of nanopores (825 per wafer) are successfully fabricated across 4-in. wafers with tunable pore sizes. The nanopores are fabricated in 16- to 50-nm thin silicon nitride. ALD of aluminum oxide is used to tune the nanopore size. By careful optimization of the processing steps, a device survival rate of up to 96% is achieved on a wafer with 50-nm thin silicon nitride films. Our results facilitate an important step in the development of large-scale nanopore arrays for practical applications such as biosensing.

Paper Details

Date Published: 1 July 2010
PDF: 8 pages
J. Micro/Nanolith. MEMS MOEMS 9(3) 033011 doi: 10.1117/1.3486202
Published in: Journal of Micro/Nanolithography, MEMS, and MOEMS Volume 9, Issue 3
Show Author Affiliations
Amir G. Ahmadi, Georgia Institute of Technology (United States)
Zhengchun Peng, Georgia Institute of Technology (United States)
Peter J. Hesketh, Georgia Institute of Technology (United States)
Sankar Nair, Georgia Institute of Technology (United States)

© SPIE. Terms of Use
Back to Top