Share Email Print

Journal of Electronic Imaging

Field-programmable gate array-based hardware architecture for image processing with complementary metal-oxide-semiconductor image sensor
Author(s): Zhiwei Ge; Suying Yao; Jiangtao Xu
Format Member Price Non-Member Price
PDF $20.00 $25.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

We present a field-programmable gate array (FPGA)-based hardware architecture for image processing as well as novel algorithms for fast autoexposure control and color filter array (CFA) demosaicing utilizing a CMOS image sensor (CIS). The proposed hardware architecture includes basic color processing functions of black-level correction, noise reduction, autoexposure control, auto-white-balance adjustment, CFA demosaicing, and gamma correction while applying advanced peripheral bus architecture to implement the hardware architecture. The speed of traditional autoexposure control algorithms to reach a proper exposure level is so slow that it is necessary to develop a fast autoexposure control method. Based on the optical-electrical characteristics of the CIS, we present a fast auto-exposure-control algorithm that can guarantee speed and accuracy. To ensure the peak SNR performance of the demosaiced images of the CIS and reduce the computational cost at the same time, the proposed demosaicing algorithm improves on the adaptive edge-sensitive algorithm and the fuzzy assignment algorithm. The experimental results show that the proposed hardware architecture works well on the FPGA development board and produces better quality images.

Paper Details

Date Published: 1 July 2010
PDF: 11 pages
J. Electron. Imaging. 19(3) 033014 doi: 10.1117/1.3483904
Published in: Journal of Electronic Imaging Volume 19, Issue 3
Show Author Affiliations
Zhiwei Ge, Tianjin Univ. (China)
Suying Yao, Tianjin Univ. (China)
Jiangtao Xu, Tianjin Univ. (China)

© SPIE. Terms of Use
Back to Top