Share Email Print

Optical Engineering

Design and experimental verification of a readout integrated circuit for uncooled focal plane arrays
Author(s): Xiqu Chen
Format Member Price Non-Member Price
PDF $20.00 $25.00

Paper Abstract

A complementary metal oxide semiconductor (CMOS) readout integrated circuit (ROIC) for an uncooled focal plane array (UFPA) is presented. The circuit consists of four major parts: a bolometer current direct injection (BCDI) input circuit, a column-shared capacitor feedback transimpedance amplifier (CTIA) integration circuit, a column-shared correlated double sampling (CDS) circuit, and a common output circuit. By applying the BCDI input circuit and the column-shared integration circuit of CTIA structure, high performance (high gain, a highly stable detector bias, and high photon current injection efficiency) is realized with a small pixel size. Moreover, the CDS circuit is utilized to reduce or eliminate noise of the readout circuit, and the common output circuit is utilized to improve the speed performance of the ROIC under low power dissipation. An experimental readout chip for a 45-µm-pitch 64×64 element VO2-based UFPA has been designed and fabricated. The measurement results of the fabricated readout chip at 298 K with 5-V supply voltage have successfully verified the readout function and the performance improvement. The proposed CMOS ROIC can be applied to a micro bolometric UFPA.

Paper Details

Date Published: 1 October 2008
PDF: 6 pages
Opt. Eng. 47(10) 104402 doi: 10.1117/1.2996015
Published in: Optical Engineering Volume 47, Issue 10
Show Author Affiliations
Xiqu Chen, Huazhong Univ. of Science and Technology (China)

© SPIE. Terms of Use
Back to Top