Share Email Print

Optical Engineering

Parallel-shift register and binary multiplier using optical hardware components
Author(s): Tamer Abdel Rahman Abd El-Moniem; Rabil Abd Rabou; El_Sayed M. Saad
Format Member Price Non-Member Price
PDF $20.00 $25.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

An optical four-bit parallel-shift register that consists of four serially connected optical flip-flop memories is driven by common clock pulses. Each optical flip-flop consists of two coupled polarization switches that share an all-optical demultiplexer, which makes the optical flip-flops easily connected with each other to form a parallel-shift register. The optical flip-flops are controlled by clock pulses. The parallel-shift register and an optical parallel adder are used to demonstrate an all-optical binary multiplier and its optical control circuit. The concept is demonstrated at an operation speed of 10 MHz for registers and 1 MHz for a multiplier, which is limited by long laser cavities formed by the optical fiber.

Paper Details

Date Published: 1 March 2008
PDF: 6 pages
Opt. Eng. 47(3) 035201 doi: 10.1117/1.2898632
Published in: Optical Engineering Volume 47, Issue 3
Show Author Affiliations
Tamer Abdel Rahman Abd El-Moniem, Helwan Univ. (Egypt)
Rabil Abd Rabou, Helwan Univ. (Egypt)
El_Sayed M. Saad, Helwan Univ. (Egypt)

© SPIE. Terms of Use
Back to Top