Share Email Print
cover

Journal of Electronic Imaging

Multiple modular very long instruction word processors based on field programmable gate arrays
Author(s): Vincent Brost; Fan Yang; Michel Paindavoine; N. Farrugia
Format Member Price Non-Member Price
PDF $20.00 $25.00
cover GOOD NEWS! Your organization subscribes to the SPIE Digital Library. You may be able to download this paper for free. Check Access

Paper Abstract

Modern field programmable gate array (FPGA) chips, with their large memory capacity and reconfigurability potential, are opening new frontiers in rapid prototyping of embedded systems. With the advent of high-density FPGAs, it is now possible to implement a high-performance very long instruction word (VLIW) processor core in an FPGA. This paper describes research results about enabling the DSP TMS320 C6201 model for real-time image processing applications by exploiting FPGA technology. We present a modular DSP C6201 VHDL model with a variable instruction set. We call this new development a minimum mandatory modules (M3) approach. Our goals are to keep the flexibility of DSP in order to shorten the development cycle and to use the totality of the powerful FPGA resources in order to increase real-time performance. Some common algorithms of image processing and a face tracking in video sequences application were created and validated on an FPGA VirtexII-2000 multimedia board using the development cycle proposed. Our results demonstrate that an algorithm can easily be, in an optimal manner, specified and then automatically converted to VHDL language and implemented on an FPGA device with system-level software. This makes our approach suitable for developing co-design environments. Our approach applies some criteria for co-design tools: flexibility, modularity, performance, and reusability. In this paper, the target VLIW processor is the DSP TMS320C6x. Nonetheless, our design cycle can be generalized to other DSP processors.

Paper Details

Date Published: 1 April 2007
PDF: 10 pages
J. Electron. Imaging. 16(2) 023001 doi: 10.1117/1.2728743
Published in: Journal of Electronic Imaging Volume 16, Issue 2
Show Author Affiliations
Vincent Brost, Univ. de Bourgogne (France)
Fan Yang, Univ. de Bourgogne (France)
Michel Paindavoine, Univ. de Bourgogne (France)
N. Farrugia, Univ. de Bourgogne (France)


© SPIE. Terms of Use
Back to Top